

ation fetch, decode and execute

t

S

r

a

D

)

1


e


r


1

e


2







**Fig. 5.10.5 (a) Use of DMA controllers in a computer system**



**Fig. 5.10.5 (b)**